25c672a27f
* Linux: Update kernel 6.1.12 * Update generic_raw_uart to build with Linux 6.1 * Update Realtek rtl8821cu/rtl88x2bu to build with Linux 6.1 * Bump buildroot * buildroot 43f82f01b9...90aa1a6daa (1): > rtl8812au-aircrack-ng: bump to latest rev d98018 * Fix eq3_char_loop to build with Linux 6.1 * rtl8821cu: make sure -Werror is disabled for the kernel build * generic_raw_uart: make sure -Werror is disabled for the kernel build
87 lines
2.0 KiB
Diff
87 lines
2.0 KiB
Diff
From a78a968b4a51a32f44c170c591a46b27326b97f2 Mon Sep 17 00:00:00 2001
|
|
Message-Id: <a78a968b4a51a32f44c170c591a46b27326b97f2.1676488652.git.stefan@agner.ch>
|
|
In-Reply-To: <86f6a398d2c080f92d51048ededf45efbe3a96d4.1676488652.git.stefan@agner.ch>
|
|
References: <86f6a398d2c080f92d51048ededf45efbe3a96d4.1676488652.git.stefan@agner.ch>
|
|
From: Hyeonki Hong <hhk7734@gmail.com>
|
|
Date: Tue, 1 Mar 2022 21:53:32 +0100
|
|
Subject: [PATCH] ODROID-C4: arm64/dts: add i2c2, i2c3 node
|
|
|
|
---
|
|
.../boot/dts/amlogic/meson-sm1-odroid.dtsi | 53 +++++++++++++++++++
|
|
1 file changed, 53 insertions(+)
|
|
|
|
diff --git a/arch/arm64/boot/dts/amlogic/meson-sm1-odroid.dtsi b/arch/arm64/boot/dts/amlogic/meson-sm1-odroid.dtsi
|
|
index 49b88c1e11cd..b8d88310ae3a 100644
|
|
--- a/arch/arm64/boot/dts/amlogic/meson-sm1-odroid.dtsi
|
|
+++ b/arch/arm64/boot/dts/amlogic/meson-sm1-odroid.dtsi
|
|
@@ -11,6 +11,8 @@
|
|
/ {
|
|
aliases {
|
|
ethernet0 = ðmac;
|
|
+ i2c0 = &i2c2;
|
|
+ i2c1 = &i2c3;
|
|
serial0 = &uart_AO;
|
|
serial1 = &uart_A;
|
|
};
|
|
@@ -387,6 +389,57 @@ &ir {
|
|
pinctrl-names = "default";
|
|
};
|
|
|
|
+&i2c2 {
|
|
+ status = "okay";
|
|
+
|
|
+ /*
|
|
+ * 40 Pin Header : SDA(GPIOX.17->3 Pin)
|
|
+ * SCL(GPIOX.18->5 Pin)
|
|
+ */
|
|
+ pinctrl-names = "default";
|
|
+ pinctrl-0 = <&i2c2_master_pins1>;
|
|
+
|
|
+ /* default 400k */
|
|
+ clock-frequency = <400000>;
|
|
+};
|
|
+
|
|
+&i2c3 {
|
|
+ /* default i2c clock-frequency is 100Khz */
|
|
+ status = "okay";
|
|
+
|
|
+ /*
|
|
+ * 40 Pin Header : SDA(GPIOA.14->27 Pin)
|
|
+ * SCL(GPIOA.15->28 Pin)
|
|
+ */
|
|
+ pinctrl-names = "default";
|
|
+ pinctrl-0 = <&i2c3_master_pins2>;
|
|
+
|
|
+ /* default 100k */
|
|
+ clock-frequency = <100000>;
|
|
+};
|
|
+
|
|
+&periphs_pinctrl {
|
|
+ i2c2_master_pins1: i2c2-master-pins1 {
|
|
+ mux {
|
|
+ groups = "i2c2_sda_x",
|
|
+ "i2c2_sck_x";
|
|
+ function = "i2c2";
|
|
+ bias-pull-up;
|
|
+ drive-strength-microamp = <3000>;
|
|
+ };
|
|
+ };
|
|
+
|
|
+ i2c3_master_pins2: i2c3-master-pins2 {
|
|
+ mux {
|
|
+ groups = "i2c3_sda_a",
|
|
+ "i2c3_sck_a";
|
|
+ function = "i2c3";
|
|
+ bias-pull-up;
|
|
+ drive-strength-microamp = <3000>;
|
|
+ };
|
|
+ };
|
|
+};
|
|
+
|
|
&pwm_AO_cd {
|
|
pinctrl-0 = <&pwm_ao_d_e_pins>;
|
|
pinctrl-names = "default";
|
|
--
|
|
2.39.1
|
|
|